Showing results: 31 - 45 of 102 items found.
-
PCI2cPCI-32 -
Dynamic Engineering
PCI2cPCI is an adapter familiy used to mount a cPCI device into a PCI connector. PCI2cPCI-32, PCI2cPCI-32-IO, and PCI2cPCI-64 are passive devices with impedance controlled traces interconnecting the Gold Fingers of the PCI edge connector to the press fit cPCI connector. All PCI signals are routed through including power, ground, PCI bus, secondary control signals.
-
Dynamic Engineering
The PCI compatible PCI-Altera-485/LVDS design is for the advanced user who wants to implement their own Altera design or requires reconfigurable logic. The PCI-Altera-485/LVDS makes the implementation and use of the 20K400E easy. Larger Altera parts are available. The design comes with the basic features built in and the specific features ready for you.
-
PCI3IP -
Dynamic Engineering
The PCI compatible PCI3IP design adds 3 Industrypack compatible slots to your PCI host. The PCI3IP acts as an adapter, converter, carrier, or bridge between the PCI bus and your IndustryPack hardware. The PCI3IP is a half size PCI card with 3 IP sites; compatible with the smallest chassis and the tallest processors that prevent full size solutions.
-
PCI_LVDS_8T -
Dynamic Engineering
The PCI-LVDS-8T PCI card has 8 channels of LVDS output (8T), digital filtering and storage. The PCI-LVDS-8T is compatible with TIA/EIA-644 LVDS standards. The card features "Scatter gather" DMA data transfer into the transmit memories.
-
PCI LVDS 8R -
Dynamic Engineering
The PCI_LVDS_8R has 8 channels of LVDS input. The channels are grouped two per Filter Xilinx. The input data is filtered, then written to the Input FIFO. There is one Input FIFO per LVDS channel. 1K x 32. One Latch Xilinx handles 4 LVDS channels. The data is read from the Input FIFO by the Latch Xilinx and either written to the SDRAM or the Output FIFO.
-
PCI_LVDS_8R -
Dynamic Engineering
The PCI_LVDS_8R has 8 channels of LVDS input. The channels are grouped two per Filter Xilinx. The input data is filtered, then written to the Input FIFO. There is one Input FIFO per LVDS channel. 1K x 32. One Latch Xilinx handles 4 LVDS channels. The data is read from the Input FIFO by the Latch Xilinx and either written to the SDRAM or the Output FIFO.
-
PCIeBPMCX1 -
Dynamic Engineering
Now you can use your PMC with a new PC. The new PC´s have PCI Express connectors in larger quantities than PCI slots. The PCIeBPMCX1 ( PCIe Bridge PMC 1 slot) adapter / carrier converter card provides the ability to install one PMC card into a standard PCIe (Express) 4 lane slot.
-
PCIeBPMCX2 -
Dynamic Engineering
Embedded applications frequently require real time processing coupled with special purpose IO. With PCIeBPMCX2´s two positions a PrPMC can be matched with another PMC to make a high bandwidth processing node. The PrPMC can communicate with the host for set-up, and then use the local bus to control and transfer data with the special purpose IO card. For example the PMC-BiSerial-VI-HW1 provides 32 ports of manchester encoded data.
-
PCIe4LBPCI -
Dynamic Engineering
Now you can use your PCI with a new PC. The new PC´s have PCI Express connectors in larger quantities than PCI slots. PCIe4LBPCI ( PCIe Bridge PCI 1 position) adapter / carrier converter card provides the ability to install one PCI card into a standard PCIe (Express) 4 lane slot. Suitable for PCI or PCI-X operation with the PCI; 32 bit or 64 bit data and PCI (25, 33, 50, 66) or PCI-X (50,66,100,133) MHz. clock. Auto selected or switch programmable speeds. The bridge can operate with 1, 2, 3 or 4 lanes active, and can be installed into slots with more than 4 lanes if desired.
-
PCIe8LSwVPX3U -
Dynamic Engineering
PCIe8LSwVPX3U is an 8 lane PCIe adapter with switch isolation for VPX development. The switch isolates the spread spectrum clocking found in most PC´s from the VPX port. PCIe 3.0 compliant, 1-8 lanes can be used by the installed VPX.
-
PCIe8LXMCX2 -
Dynamic Engineering
Embedded applications frequently require real time processing coupled with special purpose IO. With the PCIe8LXMCX2´s two positions a PrXMC can be matched with another XMC to make a high bandwidth processing node. The PrXMC can communicate with the host for set-up, and then use the switch to interconnect with the special purpose IO card.
-
PCIe8LXMCX1 -
Dynamic Engineering
Simple and easy to use. Install PCIe8LXMCX1 into your PCIe system to adapt an XMC card. The XMC can have bezel and or rear IO. Pn4 and/or Pn6 are supported with PCIe8LXMCX1. 8 lanes are routed from the PCIe gold fingers to the XMC position.
-
PCIe2VPX3UX4 -
Dynamic Engineering
The power supply designs utilize switching regulators controlling MOSFET´s. An LC filter insures clean power at the VPX device. The PCIe gold fingers are rated for 1.1A each, and a total of 5.5A on the +12V rail. 55W are available to the card after power conversion.
-
PCIe-BiSerial-DB37 -
Dynamic Engineering
Building on the knowledge and experience gathered from multiple IP, PMC, PCI-104, and PC104e based BiSerial implementations helped Dynamic Engineering to create PCIe-BiSerial-DB37. PCIe-BiSerial-DB37 features completely isolated FIFOs with 32 bit ports for increased adaptability and performance.
-
PCI-ECL-II -
Dynamic Engineering
PCI-ECL-II - with Spartan 6 FPGA, 16Mx32 SDRAM, 20 ECL TX , 20 ECL RX, and 12 TTL IO