PCIe 4.0 Protocol Analyzer
Summit T416 - Teledyne LeCroy
The Summit™ T416 analyzer is the computer industry's first high speed PCIe 4.0 protocol analyzer that meets the challenge of 16GT/s and up to x16 lane width protocol analysis. Many PCIe 4.0 product designs are already in progress using the PCIe 4.0 specification. Companies are currently working with the Teledyne LeCroy Summit Z416 protocol exerciser for PCIe 4.0 at the deployment of PCIe 4.0 for host system emulation with their testing needs. This combination of a protocol analyzer and exerciser make Teledyne LeCroy the only supplier of protocol test and development tools for PCIe Gen 4. High speed interposers that provide protocol analyzer connectivity to CEM or other form factor sockets on system boards will still continue to be the principle way to capture PCIe traffic into the protocol analyzer.
Protocol Analyzer
Format: PCIe
-
product
CCIX
The CCIX® Consortium was founded to enable a new class of interconnect focused on emerging acceleration applications such as machine learning, network processing, storage off-load, in-memory data base and 4G/5G wireless technology. CCIX is a high performance, low latency interface that is based on PCIe Physical layer, up to speeds of 32GT/s. Teledyne LeCroy provides a range of Protocol Analysis tools to support development and debug of CCIX based devices.
-
product
NVM Express
NVM Express is a scalable host controller interface designed to address the needs of Enterprise, Data Center and Client systems for supporting chip-to-chip, board-to-board, adapter and distance solutions. The protocol can efficiently use interconnect and fabric technologies such as PCI Express, Ethernet and Fibre Channel. Teledyne LeCroy provides protocol analysis, emulation, exerciser and other test equipment to service all NVMe storage applications.
-
product
PCI Express
PCIe
PCI Express (PCIe) has become the leading interconnect technology to succeed the Peripheral Connect Interface (PCI) architecture. The PCI Express(PCIe) architecture retains the PCI usage model and software interfaces for investment protection and smooth development migration. The technology is aimed at multiple market segments in the computing and communication industries, and supports chip-to-chip, board-to-board and adapter solutions. PCI Express 5.0 currently runs at 16GT/s or 32Gbps per lane in each direction, providing a total bandwidth of 128GBps in a 16-lane configuration which is the largest size in use.
