Showing results: 76 - 90 of 149 items found.
-
JTAG Technologies Inc.
While many ICs are equipped with a JTAG (IEEE Std. 1149.1) boundary-scan register (BSR), a significant number of microprocessors and DSPs can be found with deficient or even non-existent BSRs. CoreCommander Micro uses the on-chip debug mode of processors to access ports and embedded peripheral controllers to promote ''kernel-centric'' testing. Similarly, in the case of today's Field Programmable Gate Arrays (FPGAs) test engineers can ''bridge'' from the JTAG interface to the resources of the gate array itself. Our CoreCommander FPGA product implements a translatorinterface that allows our JTAG hardware to control embedded IP cores via a variety of bus interfaces (e.g. Wishbone Avalon etc.).
-
XJTAG Ltd.
XJTAG offers consultancy services to design and build production test fixtures that integrate JTAG boundary scan with bed-of-nails testing.
-
PXI XJLink2 -
XJTAG Ltd.
The PXI XJLink2 module allows the integration of XJTAG into PXI-based test systems. PXI XJLink2 has one JTAG controller that can be connected to up to 4 JTAG chains, which are configurable for pinout and voltage. It is easily integrated with LabVIEWTM with a full set of Virtual Instruments (VIs) included.
-
Fraunhofer IPM
The EMSA5 demo platform is an ideal tool for evaluating the RISC-V processor IP core EMSA5. It contains an Artix®-7 35T FPGA Arty evaluation board with implemented EMSA5-IP core. Thanks to the included peripherals and expansion interfaces, the kit is ideal for numerous applications. The kit is JTAG programmable and includes Quad SPI Flash, a JTAG port, 10/100 Mb/s Ethernet and a USB-UART bridge, four Pmod connectors and an Arduino Shield expansion connector.
-
6067 -
Technobox, Inc.
The Technobox, Inc. P/N 6067 is designed to adapt a single-wide XMC card to a 1X PCI Express slot. The 6067 supports P15 only and allows access to PN4 signal via the adapter's DIN connector. The A and C rows of a 96-pin DIN connector connect with the 64-pin user I/O connector (J4/P4) on the mezzanine card, permitting internal connection of rear I/O. JTAG signals are brought out to headers allowing users the option of connecting the two JTAG ports.
-
JT 2154 -
JTAG Technologies Inc.
The JT 2154 is an experiment board based on National Semiconductor’s STA111 device, aimed at users looking to utilise addressable bridge/multiplexors within their designs, and thus set-up ‘system level’ JTAG access. The unit can also be used in semi-permanent installations to expand the TAP (Test Access Port) count on JTAG Technologies controllers in order to address highly segmented designs. Built-in support for ScanBridge-type devices within ProVision allows easy set-up of TAP assignments and device addressing.
-
SMT759 -
Sundance Multiprocessor Technology Ltd.
The SMT700 module uses a Xilinx Virtex 5 LXT or SXT to implement the interfaces the board provides. The FPGA can be configured either via the onboard flash, or through the Xilinx JTAG header.
-
SMT784 -
Sundance Multiprocessor Technology Ltd.
The SMT700 module uses a Xilinx Virtex 5 LXT or SXT to implement the interfaces the board provides. The FPGA can be configured either via the onboard flash, or through the Xilinx JTAG header.
-
NX5300 -
Terotest Systems Ltd.
The NX5300 is a single slot 3U PXI device and interfaces to the unit under test via an On-Chip Debug (OCD) or JTAG port. The NX5300 is a high performance JTAG based background debug mode (BDM) diagnostic system designed for functional test, development, programming and troubleshooting of microprocessor and microcontroller based embedded processor systems.
-
XJDirect -
XJTAG Ltd.
XJDirect is an advanced and innovative method for programming the internal flash of your processor and implementing some aspects of board test through JTAG when traditional boundary scan techniques cannot be used.
-
SMT781 -
Sundance Multiprocessor Technology Ltd.
The SMT700 module uses a Xilinx Virtex 5 LXT or S XT to implement the interfaces the board provides. The FPGA can be configured either via the onboard flash, or through the Xilinx JTAG header.
-
A.T.i. Software GmbH
In the simplest case, the BST can be carried out via the connector of a module.Digital components require a JTAG port. In direct comparison to the ICT, the BST requires longer test times and the testing of analog components is not possible.
-
Advanced Microtechnology, Inc.
Advanced Microtechnology has extended the application of its Optimum product line with theintegration of ARC5 imbedded test functions. Up to 40 controllers may be independently powered and monitored for functionality using the process test interface of the Optimum WinAOS application. Each part may have 2 separate biases featuring both current and voltage monitoring. Independent test is implemented through a standard JTAG interface. A separate serial clock and command interface may be used if required to provide device initialization sequences. JTAG control is muxed to each part through the use of an independent clock for each part. All of the ARC processor registers and memory space may be tested through the JTAG I/O.
-
Equip-Test Kft.
Easy fixture integration thanks to the compact size: 142x17,6x70mm, Independent ISP channels supporting several communication protocols (JTAG, SPI, I2C, BDM, UART, 8 digital I/O lines for each channel, coupled with dedicated ground return lines.
-
XJFlash -
XJTAG Ltd.
XJFlash is an FPGA-based advanced and innovative method that uses JTAG for high-speed in-system programming (ISP) of flash memories – all serial and parallel flash devices are supported. The most common use of XJFlash is programming the SPI/QSPI NOR flash used to configure an FPGA.